### U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMS control number. CTATEMENT LINDED 27 CED 2 72(L)

STATEMENT ONDER 37 ST X 3.73(b)			
Applicant/Patent Owner: _Hung T. Nguyen			
Application No./Patent No.: _7,013,382 Filed/Issue Date: _3/14/2006	_		
Entitled: Method for Grouping Non-Interruptible Instructions Prior to Handling an Interrupt Request			
VeriSilicon Holdings (Cayman Islands) Co. Ltd., a corporation			
(Name of Assignee) (Type of Assignee, e.g., corporation, partnership, university, government agency, e	etc,)		
states that it is:  1.			
an assignee of less than the entire right, title and interest (The extent (by percentage) of its ownership interest is			
in the patent application/patent identified above by virtue of either:			
A [7] An assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel <u>018839</u> , Frame <u>0192</u> , or for which a copy thereof is attached.  OR			
B. A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as follows:	ws:		
1. From:To:			
From: To: The document was recorded in the United States Patent and Trademark Office at Reel, Frame, or for which a copy thereof is attached.	_		
2. From:To:			
The document was recorded in the United States Patent and Trademark Office at  Reel , Frame , or for which a copy thereof is attached.	_		
3. From:	_		
Reel, Frame, or for which a copy thereof is attached.			
Additional documents in the chain of title are listed on a supplemental sheet.			
As required by 37 CFR 3.73(b)(1)(i), the documentary evidence of the chain of title from the original owner to the assignee was, or concurrently is being, submitted for recordation pursuant to 37 CFR 3.11.			
[NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) must be submitted to Assignment Division in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.08]			
The undersigned (whose title is supplied below) is authorized to act on behalf of the assignee.			
/J. Joel Justiss/ February 2, 2007	_		
Signature Date			
J. Joel Justiss 972-480-8800	_		
Printed or Typed Name Telephone Number			
Attorney for Applicant Title			

This collection of information is required by 37 CFR 3,73(b). The information is required to obtain or retain a benefit by the public which is to file (and by USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chlef Information Officer, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



### UNITED STATES PATENT AND TRADEMARK OFFICE

UNDER SECRETARY OF COMMERCE FOR INTELLECTUAL PROPERTY AND
DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE

JANUARY 03, 2007

PTAS

PRASAD KALLURI 500 NORTH CENTRAL EXPRESSWAY SUITE 430 PLANO, TX 75074

UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 571-272-3350. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, MAIL STOP: ASSIGNMENT SERVICES BRANCH, P.O. BOX 1450, ALEXANDRIA, VA 22313.

RECORDATION DATE: 11/09/2006

REEL/FRAME: 018639/0192 NUMBER OF PAGES: 8

BRIEF: SALE

ASSIGNOR:

LSI LOGIC CORPORATION

DOC DATE: 06/30/2006

ASSIGNEE:

VERISILICON HOLDINGS (CAYMAN ISLANDS) CO. LTD. 4699 OLD IRONSIDE DRIVE SUITE 270 SANTA CLARA, CALIFORNIA 95054

SERIAL NUMBER: 08528509 PATENT NUMBER: 5900025 FILING DATE: 09/12/1995 ISSUE DATE: 05/04/1999

TITLE: PROCESSOR HAVING A HIERARCHICAL CONTROL REGISTER FILE AND METHODS

FOR OPERATING THE SAME

SERTAL NUMBER: 08440993 FILING DATE: 05/15/1995 ISSUE DATE: 10/12/1999 PATENT NUMBER: 5966529

TITLE: PROCESSOR HAVING AUXILIARY OPERAND REGISTER FILE AND COMPLEMENTARY

ARRANGEMENTS FOR NON-DISRUPTIVELY PERFORMING ADJUNCT EXECUTION

FILING DATE: 04/29/1997 SERIAL NUMBER: 08845817 PATENT NUMBER: 5987603 ISSUE DATE: 11/16/1999

TITLE: APPARATUS AND METHOD FOR REVERSING BITS USING A SHIFTER

SERIAL NUMBER: 08841415 FILING DATE: 04/22/1997

PATENT NUMBER: 5987638 ISSUE DATE: 11/16/1999

TITLE: APPARATUS AND METHOD FOR COMPUTING THE RESULT OF A VITERBI EQUATION IN A SINGLE CYCLE

SERIAL NUMBER: 08401411 FILING DATE: 03/09/1995 ISSUE DATE: 06/27/2000

PATENT NUMBER: 6081880

TITLE: PROCESSOR HAVING A SCALABLE, UNI/MULTI-DIMENSIONAL, AND VIRTUALLY/ PHYSICALLY ADDRESSED OPERAND REGISTER FILE

SERIAL NUMBER: 09096409 FILING DATE: 06/11/1998 ISSUE DATE: 05/16/2000 PATENT NUMBER: 6061876

TITLE: TEXTILE RECYCLING MACHINE

SERIAL NUMBER: 09235417 FILING DATE: 01/20/1999

PATENT NUMBER: 6523055 ISSUE DATE: 02/18/2003 TITLE: CIRCUIT AND METHOD FOR MULTIPLYING AND ACCUMULATING THE SUM OF TWO

PRODUCTS IN A SINGLE CYCLE

SERIAL NUMBER: 09467939 PATENT NUMBER: 6622154 FILING DATE: 12/21/1999

ISSUE DATE: 09/16/2003 TITLE: ALTERNATE BOOTH PARTIAL PRODUCT GENERATION FOR A HARDWARE MULTIPLIER

SERIAL NUMBER: 09847849 PATENT NUMBER: 6687773 FILING DATE: 04/30/2001 ISSUE DATE: 02/03/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS MASTER

SERIAL NUMBER: 09993431 FILING DATE: 11/05/2001

PATENT NUMBER: 6715038 ISSUE DATE: 03/30/2004

TITLE: EFFICIENT MEMORY MANAGEMENT MECHANISM FOR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 09847850 PATENT NUMBER: 6789153 FILING DATE: 04/30/2001 ISSUE DATE: 09/07/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS SLAVE

SERIAL NUMBER: 10028898 FILING DATE: 12/20/2001 PATENT NUMBER: 6813704 TSSUE DATE: 11/02/2004

TITLE: CHANGING INSTRUCTION ORDER BY REASSIGNING ONLY TAGS IN ORDER TAG FIELD IN INSTRUCTION OUTUE

SERIAL NUMBER: 10007555 FILING DATE: 11/08/2001 PATENT NUMBER: 6871247 ISSUE DATE: 03/22/2005

TITLE: MECHANISM FOR SUPPORTING SELF-MODIFYING CODE IN A HARVARD ARCHITECTURE DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 09924178 FILING DATE: 08/07/2001 PATENT NUMBER: 6889318 ISSUE DATE: 05/03/2005

TITLE: INSTRUCTION FUSION FOR DIGITAL SIGNAL PROCESSOR

SERIAL NUMBER: 10310234 FILING DATE: 12/05/2002 PATENT NUMBER: 6922760 ISSUE DATE: 07/26/2005

TITLE: DISTRIBUTED RESULT SYSTEM FOR HIGH-PERFORMANCE WIDE-ISSUE SUPERSCALAR PROCESSOR

SERIAL NUMBER: 10701775 PATENT NUMBER: 6956788 FILING DATE: 11/05/2003 ISSUE DATE: 10/18/2005

TITLE: ASYNCHRONOUS DATA STRUCTURE FOR STORING DATA GENERATED BY A DSP SYSTEM

SERIAL NUMBER: 09975677 FILING DATE: 10/11/2001 PATENT NUMBER: 6959376 ISSUE DATE: 10/25/2005 FILING DATE: 10/11/2001

TITLE: INTEGRATED CIRCUIT CONTAINING MULTIPLE DIGITAL SIGNAL PROCESSORS

SERIAL NUMBER: 09972404 PATENT NUMBER: 6961844 FILING DATE: 10/05/2001 ISSUE DATE: 11/01/2005

TITLE: SYSTEM AND METHOD FOR EXTRACTING INSTRUCTION BOUNDARIES IN A FETCHED CACHELINE, GIVEN AN ARBITRARY OFFSET WITHIN THE CACHELINE

SERIAL NUMBER: 09901455 PATENT NUMBER: 6963961 FILING DATE: 07/09/2001

ISSUE DATE: 11/08/2005 TITLE: INCREASING DSP EFFICIENCY BY INDEPENDENT ISSUANCE OF STORE ADDRESS AND DATA

SERIAL NUMBER: 10277341 PATENT NUMBER: 6968430 FILING DATE: 10/22/2002 ISSUE DATE: 11/22/2005

TITLE: CIRCUIT AND METHOD FOR IMPROVING INSTRUCTION FETCH TIME FROM A CACHE MEMORY DEVICE

SERIAL NUMBER: 10408387 FILING DATE: 04/07/2003 PATENT NUMBER: 6973630 ISSUE DATE: 12/06/2005

TITLE: SYSTEM AND METHOD FOR REFERENCE-MODELING A PROCESSOR

FILING DATE: 10/26/2001 SERIAL NUMBER: 10047515 ISSUE DATE: 12/13/2005 PATENT NUMBER: 6976156

TITLE: PIPELINE STALL REDUCTION IN WIDE ISSUE PROCESSOR BY PROVIDING MISPREDICT PC QUEUE AND STAGING REGISTERS TO TRACK BRANCH

INSTRUCTIONS IN PIPELINE

SERIAL NUMBER: 09993114 FILING DATE: 11/05/2001

PATENT NUMBER: TSSUE DATE:

TITLE: MECHANISM AND METHOD FOR IDENTIFYING AND TRACKING CONDITIONAL INSTRUCTIONS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

FILING DATE: 11/02/2001 SERIAL NUMBER: 10002817 TSSUE DATE: 03/14/2006

PATENT NUMBER: 7013382

TITLE: MECHANISM AND METHOD FOR REDUCING PIPELINE STALLS BETWEEN NESTED CALLS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

FILING DATE: 11/13/2001 SERIAL NUMBER: 10007498

PATENT NUMBER: ISSUE DATE:

TITLE: PIPELINED MULTIPLY-ACCUMULATE UNIT AND OUT-OF-ORDER COMPLETION LOGIC FOR A SUPERSCALAR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066147 FILING DATE: 10/26/2001

PATENT NUMBER: 7107433 ISSUE DATE: 09/12/2006

TITLE: MECHANISM FOR RESOURCE ALLOCATION IN A DIGITAL SIGNAL PROCESSOR BASED ON INSTRUCTION TYPE INFORMATION AND FUNCTIONAL PRIORITY AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066150 FILING DATE: 10/26/2001 PATENT NUMBER: 7085916 ISSUE DATE: 08/01/2006

TITLE: EFFICIENT INSTRUCTION PREFETCH MECHANISM EMPLOYING SELECTIVE VALIDITY OF CACHED INSTRUCTIONS FOR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10231948 FILING DATE: 08/30/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EXECUTING SOFTWARE PROGRAM INSTRUCTIONS USING A CONDITION SPECIFIED WITHIN A CONDITIONAL EXECUTION INSTRUCTION

FILING DATE: 09/27/2002 SERIAL NUMBER: 10256410 ISSUE DATE: 03/28/2006 PATENT NUMBER: 7020765

TITLE: MARKING QUEUE FOR SIMULTANEOUS EXECUTION OF INSTRUCTIONS IN CODE BLOCK SPECIFIED BY CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256864 FILING DATE: 09/27/2002 ISSUE DATE:

PATENT NUMBER: TITLE: SYSTEM AND METHOD FOR COOPERATIVE EXECUTION OF MULTIPLE BRANCHING INSTRUCTIONS IN A PROCESSOR

SERIAL NUMBER: 10262414 FILING DATE: 09/30/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EFFICIENT EXECUTION OF LOAD/STORE WITH UPDATE INSTRUCTIONS BY CONDITIONAL UPDATE OF A POINTER

SERIAL NUMBER: 10277339 FILING DATE: 10/22/2002 PATENT NUMBER: 7103757 ISSUE DATE: 09/05/2006

TITLE: SYSTEM, CIRCUIT, AND METHOD FOR ADJUSTING THE PREFETCH INSTRUCTION RATE OF A PREFETCH UNIT

FILING DATE: 10/24/2002 SERIAL NUMBER: 10279344

PATENT NUMBER: ISSUE DATE:

TITLE: IN-CIRCUIT EMULATION DEBUGGER AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10299532 FILING DATE: 11/18/2002

ISSUE DATE: PATENT NUMBER:

TITLE: PROCESSOR HAVING A UNIFIED REGISTER FILE WITH MULTIPURPOSE REGISTERS FOR STORING BOTH ADDRESS AND DATA REGISTER VALUES, A

PROCESSOR HAVING AN INSTRUCTION DECODER AND AN ASSOCIATED REGISTER MAPPING METHOD

SERIAL NUMBER: 10303610 FILING DATE: 11/25/2002

PATENT NUMBER: ISSUE DATE:

TITLE: METHOD FOR GROUPING NON-INTERRUPTIBLE INSTRUCTIONS PRIOR TO

HANDLING AN INTERRUPT REQUEST

SERIAL NUMBER: 10396265

FILING DATE: 03/25/2003 PATENT NUMBER: TSSUE DATE:

TITLE: SYSTEM AND METHOD FOR EVALUATING AND EFFICIENTLY EXECUTING

CONDITIONAL INSTRUCTIONS

SERIAL NUMBER: 10420581 FILING DATE: 04/22/2003 PATENT NUMBER: 7028197 TSSUE DATE: 04/11/2006

TITLE: SYSTEM AND METHOD FOR ELECTRICAL POWER MANAGEMENT IN A DATA PROCESSING SYSTEM USING REGISTERS TO REFLECT CURRENT OPERATING

CONDITTIONS

SERIAL NUMBER: 10437485 FILING DATE: 05/14/2003

ISSUE DATE: 07/18/2006 PATENT NUMBER: 7079147

TITLE: SYSTEM AND METHOD FOR COOPERATIVE OPERATION OF A PROCESSOR AND COPROCESSOR

SERTAL NUMBER: 10603303

FILING DATE: 06/25/2003 PATENT NUMBER: 7051146 ISSUE DATE: 05/23/2006

TITLE: DATA PROCESSING SYSTEMS INCLUDING HIGH PERFORMANCE BUSES AND

INTERFACES, AND ASSOCIATED COMMUNICATION METHODS

FILING DATE: 07/03/2003 SERIAL NUMBER: 10613128

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR AND METHOD FOR CONVOLUTIONAL DECODING

FILING DATE: 05/13/2004 SERIAL NUMBER: 10844941

PATENT NUMBER: TSSHE DATE:

TITLE: HARDWARE LOOPING MECHANISM AND METHOD FOR EFFICIENT EXECUTION OF DISCONTINUITY INSTRUCTIONS

SERIAL NUMBER: 11006102 FILING DATE: 12/07/2004

PATENT NUMBER: ISSUE DATE:

TITLE: FOUR ISSUE OUAD LOAD/ STORE MULTIPLY-ACCUMULATE UNIT FOR A DIGITAL

SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11081424 FILING DATE: 03/16/2005

ISSUE DATE: PATENT NUMBER:

TITLE: SINGLE-ISSUE DIGITAL SIGNAL PROCESSOR ARCHITECTURE HAVING BACKWARDS-COMPATIBLE INSTRUCTION SET AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11083575 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC MULTIPLY/ACCOMULATE UNIT THEREFOR

SERIAL NUMBER: 11083646 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC

MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11128740 FILING DATE: 05/13/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR REDUCING THE ADDRESSABLE MEMORY REQUIRED TO

EXECUTE A COMPUTER PROGRAM

SERIAL NUMBER: 11222533 FILING DATE: 09/09/2005

PATENT NUMBER: ISSUE DATE:

TITLE: BRANCH PREDICTOR FOR A PROCESSOR AND METHOD OF PREDICTING A

CONDITIONAL BRANCH

SERIAL NUMBER: 11246595 FILING DATE: 10/07/2005

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR IMPLEMENTING CONDITIONAL EXECUTION AND INCLUDING A SERIAL

OUBUE

SERIAL NUMBER: 11273679 FILING DATE: 11/14/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR SIMULTANEOUSLY EXECUTING MULTIPLE CONDITIONAL

EXECUTION INSTRUCTION GROUPS

MARY BENTON, EXAMINER ASSIGNMENT SERVICES BRANCH PUBLIC RECORDS DIVISION

	3-2006
Porm PTO-1595 (Rev. 07/05) OMB No. 0651-0027 (eyp. 6/30/2008)	S. DEPARTMENT OF COMMERCE ett States Palent and Trademark Of
. 103:	335451
	see record the attached documents or the new address(es) below.
1. Name of conveying party(ies)	2. Name and address of receiving party(les)
LSI Logic Corporation	Name: Verisiicon Holdinge (Cayman Islands) Co. Ltd.
1621 Barber Lane M/S D-108	Internal Address: Sulle 270
Milnitas, CA 95035	
Additional name(s) of conveying party(les) attached? Yes N	
3. Nature of conveyance/Execution Date(s):	Street Address: 4599 Old Ironalds Drive,
Execution Date(s) June 30, 2018	
Assignment Merger	
Security Agreement Change of Name	City; Santa Clara
Joint Research Agreement	State: California
Government Interest Assignment	Toronti
Executive Order 9424, Confirmatory License	Country: USA Zip: 95054
Other Sele	Additional name(s) & address(es) attached? Yes X No
4. Application or patent number(s):	document is being filed together with a new application
A. Patent Application No.(s)	B. Patent No.(s)
5. Name and address to whom correspondence	tachad?    Yes   No  6, Total number of applications and patents throbyed:
concerning document should be mailed:	
Name: Presed Kalluri	7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2,080.00
Internal Address; Sulla 430	Authorized to be charged by credit card
	Authorized to be charged to deposit account
Street Address: 500 North Control Expressway	Enclosed
	None required (government interest not affecting title)
City: Plano	8. Payment information
	a, Credit Card Last 4 Numbers
State: Texas Zip:75074	Expiration Date
Phone Number:872-244-5130	b. Deposit Account Number 08-2395
Fax Number: 972-244-5101	Authorized User Name David H, Hitt
Email Address: prasad kalkst@veristipon.com	710001100
. Signature:	Nov 8, 2006
Signature	Date
SESHAGILI PRASAD EALLU Name of Person Signing	
	i) ebould be faxed to (571) 373-0140, or pealied to: f the UEPTO, P.O. Box 1449, Alexandria, V.A. 22313-1440

PAGE 2/9 \* RCVD AT 119/2006 10:55:32 AM [Eastern Standard Time] \* SVR:USPTO-EFXRF-6/45 \* DNIS:2733250 \* CSID:972 480 8865 \* DURATION (mm-ss):01-32

# Patents and Patent Applications

Iss	ied Patents				
No	. Serial No.	izaue No.	Patent Title A processor having a hierarchical control register life and methods for	Filing Date	Issue Date
	08/528,509	5,900,025		9/12/1998	5 5/4/1999
2	08/440,993	5,966,529	operand register file An apparatus and method for	5/15/1995	10/12/1999
8	08/848,817	5,987,803	reversing bits using a chifter An Apparatus and method for computing the results of a viterbi	4/28/1997	11/16/1999
٠, 4	08/841,415	5,987,858	squation in a single cycle Processor having a scalable uni/muhidimensional and-thr-virtually/physically addresses	4/22/1997	11/16/1999
5		6,081,880	operand register file	8/9/1995	6/27/2000
6	09/096,403	6,260,112	Register Memory Linking	8/5/1998	7/10/2001
7	09/285,417	6,523,055	Circuit and mothed for multiplying and accumulating the sum of two products in a single cycle	1/20/1099	2/18/2003
8	09/467,939	6,622,154	Alternate Sodth Partial Product Generation for a Hardware Multiplier	12/21/1966	9/16/2003
9	09/847,949	6,687,773	Bridge For Coupling Digital signal Processor To On-Chip Bus As Master Efficient Memory Management Mechanism for Digital Signal Processor and Method of Operation	4/30/2001	2/3/2004
10	09/993,491	6,718,038	Theteof Using AMBA Por Signal Processor	11/5/2001	3/30/2004
11	09/847,880	6,789,153	Core integration Changing instruction Order By	4/30/2001	9/7/2004
12	10/028,898	6,813,704	Reasigning Only Tags in Order Tag Field in Instruction Quaue	12/20/2001	11/2/2004
13	400000 000		A Method For Memory Sharing And Self-Modifying Code Handling in A		
10	10/007,555	6,871,247	Harvard Architecture DSP Instruction Fuelon For Digital Signal	11/8/2001	3/22/2005
14	09/924,178	6,889,318	Processor Distributed Result System for High- Performance Wide-Issue Superscalar	6/7/2001	E/8/2005
15	10/510,294	6,922,750	Processor Asynchronous Date Structure for Storing Data Generated by a DSP	12/5/2002	7/25/2005
16	10/701,775	6,958,788	System	11/6/2008	10/18/2005
17	09/975,677	6,959,976	Integrated Circuit Containing Multiple Digital Signal Processors	10/11/2001	10/25/2005

PAGE 3/9 \* RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] \* SVR:USPTO-EFXRF-6/45 \* DNIS:2733250 \* CSID:972 480 8865 \* DURATION (m

No.	Serial No.	lasue No.	Patent Tille System and Method for Extracting Instruction Boundaries in a Fetched Cache line, Given an Arbitrary Offset	Filing Date	Issue Date
18	09/972,404	6,981,844	within the Cache line Increasing DSP Efficiency.by Independent Issuance of Store	10/5/2001	11/1/2005
19	09/901,455	6,963,961	Address and Data Circuit and Method for Improving Instruction Fetch Time from a Cache	7/9/2001	11/8/2005
20	10/277,341	6,968,430	Mamory Device	10/22/2002	11/22/2005
21	10/408,887	6,978,690	System and Method for Reference- Modeling a Processor Pipelina Stall Reduction in Wide leaue Processor by Providing Mispredict PO Queue and Staging Registers to Track Branch	4/7/2003	12/6/2005
22	10/047,515	6,976,156	Instructions in Pipeline	10/26/2001	12/10/2005
Pater	at Application	ns .			
No.	Serial No.	issue No.	Patent Title Mechanism and Method For Conditionally Executing Instructions	Piling Date	Issue Date
1 <sub>3.</sub>	09/993,114		and Digital Signal Processor Incorporating The Same Mechanism And Method Por Reducing Pipeline Stalls Between	11/8/2001	
2:	10/002,817	7,013,682	Nested-Calle and Digital Signal Pricessor incorporating The Same Pipelined Multiply-Accumulate Unit and Cut-Ch'Order Completion Logic- For A Superscalar Olgital Signal	11/2/2001	8/14/2006
3	10/007,498		Processor And Method Of Operation Thereof	11/13/2001	
4	10/066,147		Machanism for Resource Allocation in e Digital Signal Processor and Method of Operation Thereof A Method For Instruction Prefetch in A Four-Way Superscalar Harvard	10/26/2001	
5	10/066,150		Architecture DSP With A Small Direct-Mapped Instruction Cache System and Method for Conditionally Executing Software Program	10/26/2001	
6	10/231,948		Instructions System and Method tof Simultaneously Executing Multiple Conditional Execution Instruction	8/30/2002	
7	10/256,410	7,020,765	Groups	9/27/2002	3/28/2008
8	10/256,864		System And Method For Conditionally Executing An instruction Dependent On A Previously Eduling Condition System and Method For Selectively Updating Pointers Used in	9/27/2002	
<b>9</b> 1	0/262,414		Conditionally Executed Load/Store With Update Instructions	9/30/2002	

No	Serial No.	Issue No.		Filing Date	issue Date
10	10/277,339		System, Circuit, and Method for Adjusting Prefetch Instruction Rate	10/22/2002	
11	10/279,844		In-Circuit Emulation Dabugger and Method of Operation Thereof Processor Having a Unified Register File with Multipurpose Registers for Storing Address and Data Register	10/24/2002	
12	10/299,532		Values, and Associated Register Mapping Method Method for Grouping Non-	11/18/2002	
18	10/303,610		Interruptible Instructions Prior to Handling an Interrupt Request System and Method for Evaluating	11/25/2002	
14	10/396,265		and Efficiently Executing Conditional Instructions Gystem and Method For Electrical Power Management to a Data	9/25/2009	
15	10/420,581	7,028,197	Processing System Using Registers To Reflect Current Operating Conditions System and Method For Cooperative	4/22/2003	4/11/2008
18	10/437,485		Operation Of A Processor And Coprocessor Data Processing Systems including High-Performance Buses and	5/14/2008	
17	10/809,909	7,051,148	Interfaces, and Associated Communication Methods	6/25/2008	5/23/2008
18	10/813,128		Processor and Method for Convolutional Decoding Hardware Looping Mechanism and	7/3/2003	
dr	10/844,841	•	Method for Efficient Execution of Discontinuity Institutions . Four Issue Quine Land/Store Multiply- Accumulate Unit for a Digital Signal	5/13/2004	
20	11/006,102		Processor and Method of Operation Thereof Shiple-Issue Digital Signal Processor Architecture Having Backwards-	12/7/2004	
21	11/081,424		Compatible Instruction Set and Method of Operation Thereof DIGETAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE	3/18/2005	
			COSINE TRANSFORM ENGINE FOR WIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC		
22	11/083,575		MULTIPLY/ACCUMULATE UNIT THEREFOR DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONEDDISTRIBUTED	3/18/2005	
23	11/053,646		ARITHMETIC MULTIPLY/ACCUMULATE UNIT THEREFOR	a/18/2005	

PAGE 5/9 \* RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] \* SVR:USPTO-EFXRF-6/45 \* DNIS:2733250 \* CSID:972 480 8865 \* DURATION (mm

No.	Serial No.	lesus No.	Patent Title	Filing Date	issue Date
			System and Method for Reducing the Addressable Memory Required to		
24	11/128,740		Execute a Computer Program  Branch Predictor For A Processor	5/13/2005	
			And Method Of Predicting A		
25	11/222,533		Conditional Branch Processor Implementing Conditional	9/9/2005	
			Execution and including a Serial	10/7/2005	
25	11/248,595		Queue System and Method for	10///2005	
			Simultaneously Executing Multiple Conditional Execution Instruction		
27	11/278,679		Groupe	11/14/2005	
28	LSI Docket # 05-1230		Floating point data format for fast execution on fixed point processors		
20	LSI Docket#		A Processor Independent Cache		
89	05-1680		Management Mechanism Floating Point Hardware Accelerator-		
			Coprogessor for Fixed-Point		
30	LSI Docket # 05-2212		Processors based on the ZSP Fast Floating Point Format (ZSPFF)		

#### ASSIGNMENT OF PATENT

For good and valuable conditionation, the receipt of which is brivily acknowledged, each of LST LOGIC CORPORATION, a Debaume conpension (LST Logic), having offices as 16:1 Subset Lens Milgistan, CA 95038, and LST LOGIC CR. Each Milgistan, CA 95038, and White LST Logic CR. Adjapano, A multiple, and each while it po Box 103407, fastboar Plans, 48 Rose, LSS South Cherch Shree, Grand Cayman, Gayman Stands, does heavy sell, assign and margher and agree to sell, assign and transfer and agree to sell, assign and transfer and ENERSILECON HOLDINGS (CAYMAN ISLANDS) CO., LTD.; an exempted conceasy with limited liability under the law of the Cayman Entance ("Assignor"), having differe as 4490 Old Rocidies (DMA; sells 270), Sent Clarc, AO 93044, or its designors, and or much assigned and the control of the sell of the sell of the Assignor's, but the control of the Cayman Entance ("Assignor"), but the control of the Assignor's and the Cayman Entance ("Assignor"), but the control of the Assignor's and the Cayman Entance ("Assignor"), but the control of the Assignor's and the Cayman Entance ("Assignor"), but the Cayman Entance ("Assign

U.S. Patent or Filing Date
Application No. Inventor

Titlet

Description

and in all committenents of the foregoing patents filed or issued in foreign countries, as to which such Assignor agrees to furnish and to execute on a country-by-country basis specific Assignments as requested by Assignee or any such designee.

Each of the Antigenes coverants that is in the note owner and antigenes and holder of record title to the aboveidentified United States Latters Perent (and foreign counterparts thereby, as applicable, by winter of antigeneous as to the U.S. filed patents and applications proteignly exceeded and recorded in the United States Patent and Trademark Office and that it has full power to make the present assignment.

Hach of the Assignors further cells, assigns, transfers and conveys on to Assignore the entire right, title and hierart in and to say and all causes of artion and right; or recovery for past infringement of the applicable Lenters Faton brodu assignor.

Each of the Araignors also hereby sufficines, as applicable, the Commissioner of Petents to issue any and all Lesters Patent which may be gratical upon any of the patent applications herein referenced to Assignee, as the assignee to the entire interest thereis.

	LSI LOGIC CORPORATION
	Ву:
	Title:
	LSI LOCIC HIX HOLDINGS
	Ву:
	Title:
ATTEST:	

PAGE 7/9 \* RCVD AT 11/9/2006 10:55:02 AM [Eastern Standard Time] \* SVR:USPTO-EFXRF-6/45 \* DNIS:27/33/250 \* CSID:972 490 8865 \* DURATION (mm-ss):01-32

LSI LOGIC CORPORATION

By Bryon Look

THE EXPLOSED

USI LOGIC HIK HOLDINGS

BY SAYOR XNA

ATTEST:
By Bester a. Apella

Assignment of Patent

## CERTIFICATION

Assignment of Patent